

<b>Notice of References Cited</b>	Application/Control No. 09/942,102	Applicant(s)/Patent Under Reexamination WHEELER ET AL.	
	Examiner A. M. Thompson	Art Unit 2825	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,491,640	02-1996	Sharma et al.	716/18
	B	US-6,728,945	04-2004	Wang	716/18
	C	US-6,360,355	03-2002	Nishida et al.	716/18
	D	US-5,544,067	08-1996	Rostoker et al.	703/14
	E	US-5,555,201	09-1996	Dangelo et al.	716/1
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	P. Eles et al., Compiling VHDL into a High-Level Synthesis Representation, Proceedings of the Conference on European Design Automation, pages 604-609, November 1992.
	V	Stephen Y. H. Su, An Interactive Design Automation System, Proceedings of the 10th Workshop on Design automation pages 253-261, June 1973.
	W	P. Jain, A Comprehensive Pre-RTL IC Design Methodology, 1995 IEEE International Verilog HDL Conference, pages 119-126, March 1995.
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.